Abstract-This work evaluates, for the first time, the roles of the intrinsic capacitances and the series resistance on the dynamic response of p-and n-type Junctionless Nanowire Transistors. The dynamic behavior evaluation will be carried out through the analysis of the limitation imposed by such parameters on the maximum oscillation frequency (fmax). In the sequence, it will be shown the impacts of fmax and the carriers' transit time on the minimum switching time presented by JNTs. It has been observed that Junctionless devices present lower fmax than inversion mode transistors of similar dimensions due to higher resistance and lower transconductance. However, the intrinsic capacitances of such devices are smaller than the inversion mode ones, which compensates part of the degradation on fmax caused by the other parameters. Besides that, it is shown that transit time can be important on the dynamic behavior of long devices, but plays a negligible role in shorter ones.
I. INTRODUCTION
The continuous scaling of field effect transistors along the last decades pushed by Moore's Law [1] has led to the fabrication of extremely shorter devices, in which several second order effects have become increasingly prominent. The most important of such phenomena consists in the short channel effects (SCEs), where a significant portion of the depletion charge in the channel region is controlled by the depletion regions from source to channel and drain to channel junctions. Such effects are responsible for the degradation in the subthreshold slope of the devices as well as for the threshold voltage (VTH) roll-off. The reduction on the occurrence of short channel effects can be reached through devices with a better capacitive coupling, which can be attained through the application of multiple gate architectures such as triple gate FinFETs [2] and nanowires [3] instead of planar ones. In sub-16 nm nodes, such devices are widely used to meet the ITRS roadmap requirements [4] .
However, another important bottleneck of sub-16 nm nodes consists in the formation of source and drain junctions. The doping concentration must vary several order of magnitude in a few nanometers, which requires extremely precise thermal budget [5] since variations on the fabrication process may lead to the source/drain dopants diffusion into the channel [5] . For that reason, a recent developed device so-called Junctionless Nanowire Transistor (JNT), whose source, drain and channel regions present the same doping type and concentration, was developed [6, 7] . It has usually been fabricated in SOI technology [6] , although there are papers showing its implementation in conventional bulk wafers [8] and works similarly to accumulation mode transistors [9] . The longitudinal section of both an ntype inversion mode (IM) and an n-type JNT fabricated in SOI technology are shown in Fig. 1 (A) and (B), respectively.
By the appropriate choosing of the gate material, the difference between gate and silicon active layer workfunctions induces a depletion region inside the silicon. In the case of n-type devices, for gate voltages (VGS) below the threshold one (VTH), the entire silicon layer becomes depleted. As VGS is increased above VTH, the depletion is reduced and a neutral conduction path is formed close to the center of the silicon layer, which gives rise to a bulk conduction. Considering the device working at low drain bias (VDS), operating in linear regime, this path becomes larger with the increase of VGS and covers the whole silicon thickness when VGS reaches the flatband voltage (VFB). If VGS is increased above VFB, there is the accumulation of majority carriers in a superficial layer, inducing the formation of another current component, which contributes for the total drain current (IDS) presented by the devices [7, 8] .
Along the last years, several groups have dedicated efforts to the research of JNTs. It can be found in the literature several papers about the performance of Junctionless transistors in terms of short channel effects [10] , analog and digital properties [11, 12] and modeling [13] [14] [15] [16] . However, only a few works have addressed the dynamic response of such devices. In [17] , it is presented a study about the offcurrent transient of JNTs, in which some curves of the devices switching as a function of time are used to estimate the appropriate bias conditions for measuring carriers lifetime whereas [18] Physical Insights on the Dynamic Response of SOI n-and p-Type Junctionless Nanowire Transistors transcapacitances of triple gate JNTs aiming at their dynamic operation. Recently, in [19] it was presented a study dealing with the switching time (tswitch) of JNTs, which is responsible for limiting the frequency of operation of the devices, being of extreme importance in both digital and RF CMOS circuits. The minimum theoretical tswitch is associated to the carriers' transit time (ttransit), defined as the time taken by the carriers to flow from the source to the drain of the devices. Anyway, in real short channel transistors, the minimum switching time is usually limited by the time required to charge/discharge the capacitances associated to them, given by tmin = 1/fmax. In [19] , the tswitch of JNTs is compared to the one shown by IM transistors considering the effects of the the gate to source (Cgs) and gate to drain (Cgd) capacitances, besides the transconductance (gm), which also plays an important role in the dynamic behavior of the devices. However, the analysis is only carried out for n-type devices and the impact of the series resistance (RS) on fmax is not considered.
For that reason, in this work, the study performed in [19] is extended for p-type devices and effect of RS is taken into account. As the influence of RS on the dynamic behavior of the devices can mask the impact of the intrinsic capacitances and gm on fmax and tmin, the analysis is performed for both JNTs and IM devices, initially, neglecting RS in section II and then, accounting for series resistance in section III, respectively. A comparison of tmin with the minimum theoretical tswitch given by the transit time is presented in section IV whereas, the main conclusions of the work are pointed out in section V. It is worth mentioning that, due to the extremely lower values presented by intrinsic capacitances of shorter devices, the analysis could not be performed experimentally and was based on three-dimensional numerical simulations and modeling.
II. INTRINSIC CAPACITANCES
Along the dynamic model development for a triple gate JNT presented in [18] , it is shown that a four terminal triple gate JNT presents sixteen intrinsic capacitances and transcapacitances. All of them should be accounted for precise estimation of the dynamic operation of such devices. However, according to [20] , the maximum oscillation frequency of a MOSFET can be written simply as a function of Cgs and Cgd as states expression (1).
where gm is the transconductance, gd is the output conductance, Rg is the gate access resistance and fc the unity-gain frequency, given by gm/2π.Cgs. In a first approach, RS and Rg will be neglected in the calculus of fmax, in order to distinguish the effects of the intrinsic capacitances to the one of the series/access resistances. It is worth mentioning that if both IM and JNTs are fabricated through the same process, the series resistance of both devices will be similar. By neglecting RS and Rg, (1) can be rewritten as (2) max ( ,
The effects of gm, Cgs and Cgd on the maximum oscillation frequency have been addressed through 3D numerical simulations of IM and JNTs performed in the software Sentaurus Device [21] . The simulated devices present physical characteristics similar to the experimental ones whose transfer characteristics are shown in [22] , respectively. The active silicon layer presents thickness of 10 nm, buried oxide of 100 nm and effective oxide thickness of 2 nm. Devices of two fin widths (10 and 20 nm) were considered in the simulations as well as several channel lengths varying from 30 nm up to 10 µm. In a first moment, in order to reduce RS, the source/drain regions extension was set to 1 nm. Models accounting for the bandgap narrowing, SRH recombination, low field mobility, longitudinal and vertical electron fields as well as quantum mechanical effects have been considered along of all the simulations. , which presents the ratio between the transconductance of both devices (gm(IM)/gm(JNT)). It can be seen that IM transistors presents gm at least twice larger than the JNT counterpart for the entire VGS interval, although it can reach eight times. These results are in accordance to different works from literature [5, 7, 8] , which have attributed the lower gm of JNTs to its reduced mobility derived from the heavily doped silicon layer. The larger normalized transconductance presented by IM devices with respect to JNTs is less pronounced for p-type transistors as it can be observed in Fig. 2 (B), since the holes' mobility is smaller than the electrons' one. Thus, the gm(IM)/gm(JNT) ratio remains between 1 and 3 for almost the entire VGS -VTH range for both channel lengths and decreases with L reduction.
The curves of the intrinsic capacitances Cgs and Cgd are shown in Fig. 3 (left axis) as a function of VGS -VTH for IM and JNTs of different L biased at |VDS| = 0.5 V. According to the figure, Cgs is the dominant capacitive component for the determination of fmax, as demonstrated in in the right axis of Fig. 3 , which plots Cgd/Cgs. For practically the entire VGS range, Cgd is smaller than Cgs independently on the device type. In the |VGS -VTH| interval between 0 and 0.5 V, the difference between both capacitances can reach more than 50 times in longer devices and 7 times in the shorter one in both n-and p-type devices.
Despite presenting the same gate stack, one can note a difference between the capacitances in IM and JNTs. Above threshold, Cgs of the IM transistor is larger than the one shown by JNTs of similar dimensions. This phenomenon was previously observed in [23] and, in longer devices, can be attributed uniquely to the different conduction mechanisms of IM and JNTs. From threshold up to VGS -VTH = 0.8 V in the case of n-type devices (Fig. 3 (A) and (B) ), and up to |VGS -VTH| = 0.75 V, in the case of p-type ones (Fig. 3 (C) and (D)), the JNT is operating in partial depletion where the conduction occurs in the body of the transistor. In this case, Cgs is given by the series association of the gate capacitance and the one of the depletion region formed in the silicon layer between gate dielectric and conduction path, making Cgs lower in JNTs. When the JNT reaches the flatband (|VGS -VTH| > 0.8 V and > 0.75 V in n-and p-type transistors, respectively), a superficial accumulation layer is formed and Cgs of both devices tends to the half of the gate dielectric capacitance.
As the channel length of the devices is reduced, it is possible to observe a reduction in Cgs in both devices due to its proportionality to the gate area. Anyway, for 30 nm-long devices, quantum and short channel effects also present strong influence on Cgs. The occurrence of quantum effects lead to the formation of the channel farer from the interface, reducing Cgs. As JNTs present bulk conduction for practically its entire operation range, the effect of quantum confinement is much more pronounced in IM transistors. Contrarily, the incidence of short channel effects induces an increase in the intrinsic capacitances of the devices as stated in [18] . Considering that the susceptibility of JNTs to SCEs is lower than the one of inversion mode transistors [10] , the increase of Cgs in these devices is less pronounced. The superposition of SCEs and quantum effects associated to the different conduction regimes of the devices results in Cgs of shorter JNTs about 20-25% lower to the ones presented by IM devices at |VGS -VTH| = 0.5 V. In terms of Cgd it is smaller up to |VGS -VTH| = 0.4 V and up to 0.7 V in 30 nm-long n-and p-type JNTs, respectively and up to |VGS -VTH| = 0.4 V for longer devices, independently on its type.
When the ratio between Cgd/Cgs is evaluated, it is possible to observe from Fig. 3 that this parameter presents a minimum in the |VGS -VTH| range from 0 up to 0.6V in both IM and JNTs, which consists in the best interval to bias the devices, concerning intrinsic capacitances. It can also be observed that JNTs and IM transistors present similar Cgd/Cgs along practically the entire VGS -VTH range. Therefore, the reduced Cgd obtained in JNTs and the similar Cgd/Cgs exhibited by both devices are expect to partially compensate the degradation of gm observed in JNTs in the calculus of fmax.
The maximum oscillation frequency of the devices has been obtained through the application of transconductance data from Fig. 2 and the capacitance ones from Fig. 3 to expression (2) . fmax and the minimum oscillation time are presented in Fig. 4 (A) and (B) , respectively, for n-type de- vices and in Fig. 4 (C) and (D) , respectively, for p-type ones. Both curves are presented as function of VGS -VTH for VDS = 0.5 V. As shown in Fig. 4 (A) , fmax of n-type shorter JNTs is in the order of 620 GHz in the VGS -VTH range between 0 and 0.5 V whereas IM devices of similar dimensions present fmax ≈ 1.1 THz in the same VGS -VTH range. Considering that gm of JNTs is about 2.5-3 times lower than the one exhibited by IM devices in such gate voltage interval, it can be concluded that the reduced intrinsic capacitances of JNTs have partially compensated their gm degradation. The same behavior is observed for longer devices. In the case of p-type ones, as the larger gm is not so pronounced due to the lower mobility of holes, fmax of longer devices is slightly larger in IM with respect to JNTs in practically the entire gate voltage range (at VGS -VTH = -0.4 V, fmax ≈ 780 GHz for IM devices and ≈ 610 GHz for JNTs). It is interesting to note that the higher channel doping concentration presented by JNTs has led to a lower mobility, which is much more evident in n-type devices than in ptype ones, making fmax very similar in n-and p-type devices.
From Fig. 4 , it can be seen that, by neglecting the effect of the series/access resistance, shorter channel n-type IM and JNTs have presented minimum oscillation times of 0.9 ps and 1.6 ps at VGS -VTH = 0.35 V and 0.40 V, respectively. Although such values give an idea about the roles of gm and intrinsic capacitances on fmax and tmin, they cannot be considered as a real estimative of the minimum switching time of the devices since they are expected to be severely degraded by the effect of series/access resistance, which is addressed in section III.
III. SERIES RESISTANCE
In other to give a more real insight on the minimum switching time shown by IM and JNTs, the effect of the series resistance has been evaluated. Although the gate access resistance can reduce the amplitude of the input signal, leading to the degradation of fmax, the influence of this parameter in the output characterisctics of the devices is much smaller than the one of RS and can be neglected. Besides that, RS affects the output conductance of the transistor, which needs to be taken into account in the fmax analysis. The series resistance has been extracted from simulated curves through the method proposed in [24] . For the analysis of devices considering the effect of RS, the simulated structures present 50 nm-long source/drain extensions with doping concentrations (NS/D) of 5x10 20 cm -3 and 1x10 19 cm -3 in IM and JNTs, respectively. In a second set of simulations it was considered JNTs with a source/drain doping concentration of 5x10 20 cm -3 as suggested in [22, 25] in order to reduce the effect of RS in the output characteristics of the devices, whereas channel doping concentration was kept equal to 1x10 19 cm -3 . Table 1 presents the extracted values of the series resistance for IM and JNTs with different characteristics. As one can observe, when both IM and JNTs present similar source/drain doping concentration, the absolute value of the series resistance in the JNT is about 25% larger than the one presented by the IM device. However, as the results of the applied method can be contaminated by the channel resistance and this component is higher in JNT with respect to IM transistors, the increase observed in RS is certainly overestimated. On the other hand, when the JNT has a lower NS/D, RS is about 9-10 times superior to the one shown by IM devices, which can affect significantly fmax. Fig. 5 shows the curves of fmax and tmin as a function of VGS -VTH for both devices taking into consideration the effect of RS. This analysis has been perfomred considering the worst case, in which the source/drain doping concentration of the JNTs is lighter than the one of IM transistors. In this case, fmax was calculated directly through the application of (1). According ot the Fig. 5 (A) , the maximum oscillation frequency of shorter n-type JNTs has decreased to 250 GHz whereas the one of IM devices has been reduced to 680 GHz, which indicates a reduction on fmax of about 60% for JNTs and 40% for IM devices. This reduction is similar when considering longer transistors and is accompanied by a correspondent increase in tmin as shown in Fig. 5 (B) . When the evaluation is performed for p-type devices in Fig. 5 (C) , it is observed a fmax degradation of about 64% in JNTs and 35% in inversion mode transistors (fmax = 220 GHz for JNTs and 510 GHz for IM ones). A proportional increase on tmin can be observed in Fig. 5 (D) It is worth to mention that gD was obtained as a function of VGS -VTH for both devices and showed similar values, leading to a marginal effect on fmax.
IV. TRANSIT TIME
The minimum theoretical switching time of a device is given by the time that the carriers take to travel from source to drain, which is defined as the transit time (ttransit). As the time taken to charge/discharge the intrinsic capacitances in shorter devices is usually much longer than ttransit, the effect of this parameter on tswitch is neglected. However, when the values of tmin and ttransit are in the same order of magnitude, the transit time needs to be accounted in the calculus of the minimum switching time [26] . The transit time is defined as the ratio between the conduction charge (Qcond) and the drain current (IDS) as indicated in eq. (3)
Although ttransit uses to be negligible in relation to tmin in short channel IM devices, it is not possible to assume that assumption is true for JNTs since IM and JNTs present different conduction mechanisms and, consequently, different QCond and IDS. Indeed, JNTs present larger doping concentration than IM transistors, which is responsible for reducing its drain current and is expected to increase the carriers' transit time. In order to calculate ttransit of JNTs, QCond and IDS were obtained through expressions (4) and (5), respectively, which have been developed for a triple gate JNT [13, 18] . Expression (4) has been employed in [18] to the calculus of the intrinsic capacitances from simulated JNTs with similar dimensions and doping concentration to the ones of the devices studied along this work, showing very good agreement. Similarly, expression (5) has been validated through experimental and simulated data in [13] for triple gate JNTs of different dimensions and doping concentrations also presenting excellent agreement.
where H and W are the device height and width, ND is the donor doping concentration, COX and CBOX are the gate and buried oxides capacitances, µ is the mobility, q is the elementary charge, VFB and VFBs are the front gate and the substrate flatband voltages, respectively, ΦS is the surface potential, ΦSB is the surface potential at the silicon layer to buried oxide interface, VG and VB are the potentials applied to the gate and substrate, respectively and Vy can be either the drain or the source bias (VD or VS, respectively) depending on the position of the channel in which the QCond is calculated (QCond,S and QCond,D refer to the conduction charge density in the channel region close to the source and drain, respectively).
The calculated transit time of n-type JNTs with different L biased at different VDS is presented in Fig. 6 (A) as a function of VGS -VTH. The curves of Fig 6 show that L and VGS -VTH strongly impact ttransit whereas the relationship between VDS and ttransit is weaker. As it could be expected, ttransit reduces for shorter channel devices and larger gate voltages since both parameters present a larger influence on IDS than on QCond. The curves of both ttransit and tmin are presented together in Fig. 6 (B) as a function of VGS -VTH aiming at comparing the magnitude of both parameters. In this case, the curves of tmin considering and neglecting RS are presented together in the figure. In the 30 nm-long transistor, ttransit is smaller than the minimum oscillation time for the entire gate bias range, demonstrating that the minimum tswitch can be satisfactorily approached by tmin, independently if RS is taken into account or not. Nevertheless, tmin and ttransit present similar values in the VGS -VTH range between 0 and 0.3 V, mainly when RS is neglected, which indicates that tswitch can be slightly higher than tmin. On the other hand, for the 1 µm-long transistor, the transit time becomes larger than tmin for a wide gate voltage range, evidencing that tswitch cannot be approached by tmin.
This effect can be better observed in Fig. 7 , which plots the ratio tmin/ttransit for both n-and p-type transistors where it can be observed that, in longer devices, tmin can be lower than 5% of ttransit. This effect is explained by the exponential dependence of the channel length on ttransit as shown in Fig. 8 . It can be seen in the figure that this behavior does not depend on both the drain and the gate biases. Therefore, the calculus of the minimum switching time for longer devices can only be performed through the use of different techniques such as to consider a multiplicative factor on tmin to account for ttransit or to perform the analysis considering as if a longer device were a series association of several shorter transistors [26] .
The dependence of the transit time of the Junctionless transistors on the channel doping concentration and on the fin width have also been evaluated. As expressions (4) and (5) used for the calculus of the transit time are identical in n-and p-type devices and the only parameter slightly different in both transistors is the mobility, this analysis has only been performed for n-type JNTs. Fig. 9 shows the curves of ttransit as a function of W and ND for devices of different L. Although the transit time can vary up to 5 times with the variation of W and ND in shorter transistors, the dependence of ttransit on these parameters is much smaller than the one observed with L. As a result, it is possible to conclude that the minimum switching time of short channel JNTs can be adequately estimated through the calculus of their fmax and tmin, which makes it valid the application of quasi-static capacitive models such as the one from [18] to evaluate their dynamic behavior.
V. CONCLUSIONS
Along this work it was presented, for the first time, a study about the minimum switching time in n-and p-type JNTs. The evaluation has been performed in terms of the minimum oscillation time and the carriers' transit time. A comparative analysis has been carried out, in which the dynamic parameters of the JNT have been confronted to the ones of IM transistors. Although n-type JNTs present gm about 2.5-3 times lower than IM devices, fmax is degraded by only 45% due to the lower capacitances and can reach up to 620 GHz when neglecting the series resistance and up to 250 GHz when considering RS. In the case of p-type devices, fmax of JNTs resulted in 22% lower (≈ 610 GHz) than the one of IM devices due to the lower holes' mobility when not taking into account RS and is approximately equal to 200 GHz when RS is considered. Finally, it has been shown that for 30 nm-long JNTs, the minimum switching time of the devices can be estimated directly through tmin, since it is larger than the carriers' transit time for any VGS and VDS, making it possible the application of quasi-static transcapacitance models to evaluate the dynamic behavior of JNTs. For longer devices, the minimum switching time becomes larger than tmin, which makes the dynamic response of JNTs a function of both parameters.
